

FIG. 2




FIG. 3







FIG. A



CLK	(core clock does not need to be ON)
Vcc Vss	programmed droop limit
Construction of the constr	





F-168